IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Ju-Il Lee) I hereby certify that this paper and the documents referred to as enclosed
Serial No.: To be Assigned	therewith are being deposited with the United States Postal Service as first class
Filed: September 24, 2003	mail, postage prepaid, on September 24 2003, in an envelope addressed to
For: Method for Manufacturing CMOS Image Sensor Using Spacer Etching Barrier Film	Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.
Group Art Unit: To be Assigned	Reg. No. 35,902 Attorney for Applicant
Examiner: To be Assigned)

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Sir:

Submitted herewith for consideration by the examiner are copies of the documents identified on the attached PTO-1449. Entry and consideration of the submitted documents is solicited.

The Commissioner is authorized to charge any fee deficiency required by this paper, or credit any overpayment, to Deposit Account No. 13-2855. A copy of this paper is enclosed.

Respectfully submitted,

MARSHALL, GERSTEIN & BORUN LLP 6300 Sears Tower 233 South Wacker Drive Chicago, Illinois 60606-6357

(312) 474-6300

September 24, 2003

By:

Michael R. Hull

Reg. No. 35,902

For m PTO-1449 (Modified)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. 29926/39504	Serial No. To be Assigned
INFORMATION DIS	CLOSURE STATEMENT	Applicant Ju-Il Lee	
		Filing Date 09/25/03	Group To be Assigned

U.S. PATENT DOCUMENTS								
*Examiner Initials	Document Number	Issue Date	Name	Class	Subclass	Filing Date if Appropriate		

FOREIGN PATENT DOCUMENTS								
*Examiner Initials			Country	Class	Subclass	Translation		
						Yes	No	
		 			- 			

O'	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)					
	Furumiya et al., High-Sensitivity and No-Crosstalk Pixel Technology for					
	Embedded CMOS Image Sensor, IEEE Transactions on Electron Devices, Vol. 48,					
	No. 10, October 2001, Pages 2221-2227.					
	Nallapati et al., Influence of Plasma Induced Damage During Active Etch on					
	Silicon Defect Generation, 2000 5 th International Symposium on Plasma Process-					
	Induced Damage, May 23-24, Santa Clara, CA, USA, 2000 American Vacuum					
	Society, Pages 61-64.					

EXAMINER			 DATE CONSIDERED		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.